



PRODUCT SPECIFICATION

Doc. Number:

- ☐ Tentative Specification
☐ Preliminary Specification
☒ Approval Specification

MODEL NO.: N156HGA
SUFFIX: EA3 Rev.C1

Customer: Acer**APPROVED BY****SIGNATURE****Name / Title**

Note

Please return 1 copy for your confirmation with your
signature and comments.

Approved By	Checked By	Prepared By
吳柏勳	李軒誠	李軒誠

**CONTENTS**

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS.....	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS.....	7
4.1 FUNCTION BLOCK DIAGRAM.....	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION.....	11
4.3.3 BACKLIGHT UNIT.....	13
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS.....	14
4.4.1 ELECTRICAL SPECIFICATIONS.....	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS.....	20
5.2 OPTICAL SPECIFICATIONS.....	20
6. RELIABILITY TEST ITEM	23
7. PACKING	25
7.1 MODULE LABEL	25
7.2 Carton 7.3 PALLET	26
7.3 PALLET	27
7.4 UN-PACK METHOD.....	28
8. PRECAUTIONS	29
8.1 HANDLING PRECAUTIONS	29
8.2 STORAGE PRECAUTIONS	29
8.3 OPERATION PRECAUTIONS	29
Appendix. EDID DATA STRUCTURE.....	31
Appendix. OUTLINE DRAWING.....	34



Appendix. SYSTEM COVER DESIGN GUIDANCE	36
Appendix. LCD MODULE HANDLING MANUAL	45

www.panelook.com

**REVISION HISTORY**

Version	Date	Page	Description
3.0	Nov.29, 2018	All	Spec Ver.3.0 was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156HGA-EA3 is a 15.6" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note	
Screen Size	15.6" diagonal			
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	-	
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	262,144	color	-	
Transmissive Mode	Normally white	-	-	
Surface Treatment	Hard coating (3H), Anti-Glare	-	-	
Luminance, White	220	Cd/m2		
Color Gamma	45%	NTSC		
Power Consumption	Total 3.45 W (Max.) @ cell 0.7 W (Max.), BL 2.75 W (Max.)		(1)	
SSC(Internally)	PSR	MBO	G-sync	NVSR
Support	Not support	Not support	Not support	Not support

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, f_v = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	305.36	305.66	305.96	mm	(1)(2)
	Vertical (V)	215.75	216.25	216.75	mm	
	Thickness (T)	2.9	3.05	3.2	mm	
Active Area	Horizontal	344.06	344.16	344.26	mm	
	Vertical	193.49	193.59	193.69	mm	
Weight		-	345	360	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76

User's connector Part No: IPEX-20453-030T- 03

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max.

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	3.6	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	3.6	V	(1)

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause

permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM




4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	LCD logic and driver power	
13	VCCS	LCD logic and driver power	
14	NC	No Connection (Reserved for LCD test)	
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	HPD signal pin	
18	BL_GND	Backlight ground	
19	BL_GND	Backlight ground	
20	BL_GND	Backlight ground	
21	BL_GND	Backlight ground	
22	LED_EN	Backlight on /off	
23	LED_PWM	System PWM signal input for dimming	

24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	Backlight power	
27	LED_VCCS	Backlight power	
28	LED_VCCS	Backlight power	
29	LED_VCCS	Backlight power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level	-	2.25	-	2.75	V	(5)
	Low Level	-	0	-	0.4	V	(5)
HPD Impedance		R _{HPD}	30K			ohm	(5)
Ripple Voltage		V _{RP}	-		100	mV	(1)
Inrush Current		I _{RUSH}	-	-	1.5	A	(1),(2)
Power Supply Current	Mosaic	I _{CC}	-	190	212	mA	(3)a
	Black		-	181	204	mA	(3)

Note (1) The ambient temperature is $T_a = 25 \pm 2^\circ\text{C}$.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




VCCS rising time is 0.5ms



Note (3) The specified power supply current is under the conditions at $V_{CCS} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, DC Current and $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.

(a) $V_{CCS} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 60\text{ Hz}$,

(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.

(c) Luminance: 60 nits.

Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.


4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Converter Input power supply voltage		LED_Vccs	5	12	21	V	
Converter Inrush Current		I _{LED_RUSH}	-	-	1.5	A	(1)
EN Control Level	Backlight On		2.2	-	3.6	V	(4)
	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	3.6	V	(4)
	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty Ratio			5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		V _{PWM_pp}	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	I _{LED}	188	218	229	mA	(3)


Note (1) I_{LED_RUSH}: the maximum current when LED_VCCS is rising,

I_{LED_IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the “waterfall” phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range


$$(N + 0.33) * f \leq f_{PWM} \leq (N + 0.66) * f$$

N : Integer ($N \geq 3$)

f : Frame rate

Note (3) The specified LED power supply current is under the conditions at “LED_VCCS = Typ.”, $T_a = 25 \pm 2^\circ\text{C}$, $f_{PWM} = 200\text{ Hz}$, Duty=100%.

Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.




Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

4.3.3 BACKLIGHT UNIT

 $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
LED Light Bar Power Supply Voltage	V_L	26	29	30	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	I_L		80		mA	
Power Consumption	P_L	2.08	2.32	2.4	W	(3)
LED Life Time	L_{BL}	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)


Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$ and $I_L = 20\text{ mA}$ (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1) Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort™ Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage


4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Refresh Rate 60Hz

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.05	152.82	153.58	MHz	-
DE	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

INPUT SIGNAL TIMING DIAGRAM



4.6 POWER ON/OFF SEQUENCE





PRODUCT SPECIFICATION

Timing Specifications

Parameter	Description	Reqd. By	Value		Unit	Notes
			Min	Max		
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-



t ₁₂	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

Note (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:

- Upon LCDVCC power-on (within T2 max)
- When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)

Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.

Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

www.panelook.com

5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Light Bar Input Current	I _L	80	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Normal Angle	400	500	-	-	(2), (5) ,(7)
Response Time		T _R		-	3	8	ms	(3) ,(7)
		T _F		-	7	12	ms	
Average Luminance of White		L _{Ave}		187	220	-	cd/m ²	(4), (6) ,(7)
Color Chromaticity	Red	R _x		Typ – 0.03	Typ + 0.03	-	(1) ,(7)	
		R _y				-		
	Green	G _x				-		
		G _y				-		
	Blue	B _x				-		
		B _y				-		
	White	W _x				-		
		W _y				-		
Viewing Angle	Horizontal	θ _x +	CR≥10	40	45	Deg.	(1),(5) , (7)	
		θ _x -		40	45			
	Vertical	θ _y +		15	20			
		θ _y -		40	45			
White Variation		δW _{5p}	θ _x =0°, θ _y =0°		1.25	1.4	-	(5),(6) , (7)
		δW _{13p}	θ _x =0°, θ _y =0°		1.25	1.6	-	

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR} (1)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = \text{Maximum } [L(1) \sim L(5)] / \text{Minimum } [L(1) \sim L(5)]$$

$$\delta W_{13p} = \text{Maximum } [L(1) \sim L(13)] / \text{Minimum } [L(1) \sim L(13)]$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	(1) (2)
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour $\longleftrightarrow$ 60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	(1)
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	
Shock (Non-Operating)	220G, 2ms, half sine wave, 1 time for each direction of ±X, ±Y, ±Z	
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	
Composite Non-Operation Test	Profile(a) : +25°C/ 50% R.H.(2hrs)-> transition(2hrs) -> -20°C/ No R.H.(12hrs) -> transition(4hrs) -> +43°C/ 80% R.H.(12hrs) -> transition(3hrs) -> +60°C/ 20% R.H.(12 Hrs) -> transition(2hrs) -> +25°C/ 50% R.H.(2hr) Profile (b) : Cycle 1 (54hrs) : +25°C/ 50% R.H.(2hrs) -> transition(3hrs) -> 41°C/ 90%R.H.(12hrs) -> transition(4hrs) -> +60°C/ 40% R.H.(12hrs) -> transition(5hrs) -> -20°C / No R.H.(12hrs) -> transition(2hrs) -> +25°C/ 50% R.H.(2hr) Cycle 2 (54hrs) : +25°C/ 50% R.H.(2hrs) -> transition(3hrs) -> 41°C/ 90%R.H.(12hrs) -> transition(4hrs) -> +60°C/ 40% R.H.(12hrs) -> transition(5hrs) -> -20°C / No R.H.(12hrs) -> transition(2hrs) -> +25°C/ 50% R.H.(2hr) Cycle 3 (54hrs) : +25°C/ 50% R.H.(2hrs) -> transition(3hrs) -> -20°C/ No R.H.(12hrs)-> transition(5hrs) -> +41°C/ 90% R.H.(12hrs) -> transition(4hrs) -> +60°C / 40%R.H.(12 Hrs) -> transition(2hrs) -> +25°C/ 50% R.H.(2hr)	(1) (4)


Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour


Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Note (4) Judge by 3% ND filter after +25°C/ 50% R.H. 2hrs.

Profile(a):



Profile (b) :



7. PACKING

7.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: N156HGA- EA3

Revision: Rev. XX, for example: C1, C2 ...etc.

(a) Serial ID: XXXXXYYMDLNNNN



(b) Production Location: MADE IN XXXX.

(c) UL Logo: XXXX or XXXXX is UL factory ID.

(d) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product


(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

CT serial ID:

S/N	CT: CGZCU XX5C XXXXX
CT:	Title
C	LCD Display Module
GZCU	Assembly Code
XX	Revision
V8	Supplier /Site of MFG
XX	Week/Year of MFG
XXX	Serial number. From 000000 to 999999

7.2 Carton

- (1) Box Dimensions : 500(L)*370(W)*270(H)
 (2) 20 modules/Carton



www.panelook.com

7.3 PALLET





Figure. 7-3 Packing method

7.4 UN-PACK METHOD**Figure. 7-4 Un-Packing method**

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.
- (4) system parts must non-NH4+ / Low NH4+ to prevent LCD occurred white spot symptom.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while



assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

- (4) IF system interfere with panel or twist panel while system operation. It may cause ripple or noise or other side effect. Please prevent such twist or interfere by system operation
- (5) P-cover tape will bulge without external force due to the material character of P-cover tape. The tolerance of P-cover tape thickness will not exceed 2 mm from surface of polarizer and thickness of PCBA side can be reformed to normal thickness by external force

www.panelook.com



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD1 standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	F5	11110101
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	0F	00001111
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29	1D	Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



PRODUCT SPECIFICATION

Byte #			01	00000001
(decimal)	2A	Standard timing ID # 3		
42	2B	Standard timing ID # 3	01	00000001
43	2C	Standard timing ID # 4	01	00000001
44	2D	Standard timing ID # 4	01	00000001
45	2E	Standard timing ID # 5	01	00000001
46	2F	Standard timing ID # 5	01	00000001
47	30	Standard timing ID # 6	01	00000001
48	31	Standard timing ID # 6	01	00000001
49	32	Standard timing ID # 7	01	00000001
50	33	Standard timing ID # 7	01	00000001
51	34	Standard timing ID # 8	01	00000001
52	35	Standard timing ID # 8	01	00000001
53	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
54	37	# 1 Pixel clock (hex LSB first)	3B	00111011
55	38	# 1 H active ("1920")	80	10000000
56	39	# 1 H blank ("330")	4A	01001010
57	3A	# 1 H active : H blank	71	01110001
58	3B	# 1 V active ("1080")	38	00111000
59	3C	# 1 V blank ("52")	34	00110100
60	3D	# 1 V active : V blank	40	01000000
61	3E	# 1 H sync offset ("80")	50	01010000
62	3F	# 1 H sync pulse width ("60")	3C	00111100
63	40	# 1 V sync offset : V sync pulse width ("6 : 8")	68	01101000
64	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
65	42	# 1 H image size ("344 mm")	58	01011000
66	43	# 1 V image size ("193 mm")	C1	11000001
67	44	# 1 H image size : V image size	10	00010000
68	45	# 1 H boarder ("0")	00	00000000
69	46	# 1 V boarder ("0")	00	00000000
70	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
71	48	Detailed timing description # 2	00	00000000
72	49	# 2 Flag	00	00000000
73	4A	# 2 Reserved	00	00000000
74	4B	# 2 ASCII string Model name	FE	11111110
75	4C	# 2 Flag	00	00000000
76	4D	# 2 Character of Model name ("N")	4E	01001110
77	4E	# 2 Character of Model name ("1")	31	00110001
78	4F	# 2 Character of Model name ("5")	35	00110101
79	50	# 2 Character of Model name ("6")	36	00110110
80	51	# 2 Character of Model name ("H")	48	01001000
81	52	# 2 Character of Model name ("G")	47	01000111
82	53	# 2 Character of Model name ("A")	41	01000001
83	54	# 2 Character of Model name ("-")	2D	00101101
84	55	# 2 Character of Model name ("E")	45	01000101
85	56	# 2 Character of Model name ("A")	41	01000001






PRODUCT SPECIFICATION

Byte # (decimal)	57	# 2 Character of Model name ("3")	33	00110011
86	58	# 2 New line character indicates end of ASCII string	0A	00001010
87	59	# 2 Padding with "Blank" character	20	00100000
88	5A	Detailed timing description # 3	00	00000000
89	5B	# 3 Flag	00	00000000
90	5C	# 3 Reserved	00	00000000
91	5D	# 3 ASCII string Vendor	FE	11111110
92	5E	# 3 Flag	00	00000000
93	5F	# 3 Character of string ("C")	43	01000011
94	60	# 3 Character of string ("M")	4D	01001101
95	61	# 3 Character of string ("N")	4E	01001110
96	62	# 3 New line character indicates end of ASCII string	0A	00001010
97	63	# 3 Padding with "Blank" character	20	00100000
98	64	# 3 Padding with "Blank" character	20	00100000
99	65	# 3 Padding with "Blank" character	20	00100000
100	66	# 3 Padding with "Blank" character	20	00100000
101	67	# 3 Padding with "Blank" character	20	00100000
102	68	# 3 Padding with "Blank" character	20	00100000
103	69	# 3 Padding with "Blank" character	20	00100000
104	6A	# 3 Padding with "Blank" character	20	00100000
105	6B	# 3 Padding with "Blank" character	20	00100000
106	6C	Detailed timing description # 4	00	00000000
107	6D	# 4 Flag	00	00000000
108	6E	# 4 Reserved	00	00000000
109	6F	# 4 ASCII string Model Name	FE	11111110
110	70	# 4 Flag	00	00000000
111	71	# 4 Character of Model name ("N")	4E	01001110
112	72	# 4 Character of Model name ("1")	31	00110001
113	73	# 4 Character of Model name ("5")	35	00110101
114	74	# 4 Character of Model name ("6")	36	00110110
115	75	# 4 Character of Model name ("H")	48	01001000
116	76	# 4 Character of Model name ("G")	47	01000111
117	77	# 4 Character of Model name ("A")	41	01000001
118	78	# 4 Character of Model name ("-")	2D	00101101
119	79	# 4 Character of Model name ("E")	45	01000101
120	7A	# 4 Character of Model name ("A")	41	01000001
121	7B	# 4 Character of Model name ("3")	33	00110011
122	7C	# 4 New line character indicates end of ASCII string	0A	00001010
123	7D	# 4 Padding with "Blank" character	20	00100000
124	7E	Extension flag	00	00000000
125	7F	Checksum	D5	11010101

PRODUCT SPECIFICATION

Appendix. OUTLINE DRAWING













NOTES :

1. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC/COF, T-CON AND VR LOCATIONS.
2. LVDS/EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
3. MODULE FLATNESS SPEC 0.5 mm MAX.
4. "()" MARKS THE REFERENCE DIMENSION.
5. LCD HIGHEST PORTION MUST BE TOP POLARIZER AND OTHER LCM MATERIALS MUST BE LOWER THAN TOP POLARIZER. THE SOP SHOULD REFER TO "DN0566762" IN INX




Appendix. SYSTEM COVER DESIGN GUIDANCE




0.	Permanent deformation of system cover after reliability test
	
Definition	System cover including front and rear cover may deform during reliability test. Permanent deformation of system front and rear cover after reliability test should not interfere with panel. Because it may cause issues such as pooling, abnormal display, white spot, and also cell crack. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.
1	Design gap A between panel & any components on system rear-cover
	
Definition	Gap between panel's maximum thickness boundary & system's inner surface components such as wire, cable, extrusion is needed for preventing from backpack or pogo test fail. Because zero gap or interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur. Maximum flatness of panel and system rear-cover should be taken into account for gap design. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.
2	Design gap C between system front-cover & panel surface.

	 C:0.1mm MIN System front-cover LCD Backlight Panel rear-cover System rib higher than LCD module System rear-cover
Definition	Gap between system front-cover & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system front-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure. To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.
3	Design gap D1 & D2 between system front-cover & PCB Assembly.
	 D1 D1:0.1mm MIN D2:2.0mm MIN System front-cover LCD Backlight PCB with components D2
Definition	Same as point 2 and 3, but focus on PCBA side.
4	Interference examination of antenna cable and WebCam wire
	 Antenna WebCam WebCam Wire WebCam Wire BLU Label Module Label ok NG NG ok
Definition	Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may

	occur. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.										
5	Interference examination of antenna cable and Web Cam wire - To prevent panel damage, we suggest using CCD FPC to replace CCD cable - Using double tape to fix LCM module for no bracket design.   <table border="1" style="width: 100%; margin-top: 10px;"> <tr> <td style="width: 33%; vertical-align: top;"> Rear-cover Sponge Double Tape CCD Cable/FPC Hook Connector Camera/Antenna Stopper LCM Module Panel outline </td> <td style="width: 66%; vertical-align: top;"> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Rear Cover Width(A)</td><td>A = 30mm</td></tr> <tr> <td>Cover edge to Double Tape(B)</td><td>B = 3.0mm</td></tr> <tr> <td>CCD FPC thickness</td><td><0.1mm</td></tr> <tr> <td>Sponge thickness</td><td>0.5mm 0.2~0.3mm(compressed)</td></tr> </table> </td> </tr> </table>	Rear-cover Sponge Double Tape CCD Cable/FPC Hook Connector Camera/Antenna Stopper LCM Module Panel outline	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Rear Cover Width(A)</td><td>A = 30mm</td></tr> <tr> <td>Cover edge to Double Tape(B)</td><td>B = 3.0mm</td></tr> <tr> <td>CCD FPC thickness</td><td><0.1mm</td></tr> <tr> <td>Sponge thickness</td><td>0.5mm 0.2~0.3mm(compressed)</td></tr> </table>	Rear Cover Width(A)	A = 30mm	Cover edge to Double Tape(B)	B = 3.0mm	CCD FPC thickness	<0.1mm	Sponge thickness	0.5mm 0.2~0.3mm(compressed)
Rear-cover Sponge Double Tape CCD Cable/FPC Hook Connector Camera/Antenna Stopper LCM Module Panel outline	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Rear Cover Width(A)</td><td>A = 30mm</td></tr> <tr> <td>Cover edge to Double Tape(B)</td><td>B = 3.0mm</td></tr> <tr> <td>CCD FPC thickness</td><td><0.1mm</td></tr> <tr> <td>Sponge thickness</td><td>0.5mm 0.2~0.3mm(compressed)</td></tr> </table>	Rear Cover Width(A)	A = 30mm	Cover edge to Double Tape(B)	B = 3.0mm	CCD FPC thickness	<0.1mm	Sponge thickness	0.5mm 0.2~0.3mm(compressed)		
Rear Cover Width(A)	A = 30mm										
Cover edge to Double Tape(B)	B = 3.0mm										
CCD FPC thickness	<0.1mm										
Sponge thickness	0.5mm 0.2~0.3mm(compressed)										
	If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.(Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC) Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.										
6	System rear-cover inner surface examination 										
Definition	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.										


7-1	Tape/sponge design on system inner surface
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in separate location may act as pressure concentration location.
7-2	Tape/sponge design on system inner surface
Definition	To prevent peeling the bezel tape in rework process. The length of double tape is $30 - (A+B)$, A is bezel tape length and B is the double tape attaching tolerance. Ex :A :2mm, B:2mm, the length of double tape is $30-(2+2)=26\text{mm}$.

8	Material used for system rear-cover
 The diagram shows a cross-section of the system rear-cover assembly. It consists of a light blue frame labeled 'System rear-cover' which encloses a green layer labeled 'Backlight' and a light blue layer labeled 'LCD'. The rear-cover is shown as a U-shaped structure with a bottom flange. System rear-cover material: Al-Mg alloy System rear-cover thickness: 1.5mm MIN	
Definition	System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference.
9	System base unit design near keyboard and mouse pad
 The diagram shows a cross-section of the system base unit design. It includes a light blue 'System rear-cover' and a light blue 'System front-cover' which enclose a green 'Backlight' and a light blue 'LCD'. Below the front-cover is a blue 'System base unit'. A 'Keyboard/Mouse pad' is shown on top of the base unit. A red circle highlights a 'Sharp edge' on the base unit, with a red arrow pointing to it. The base unit has a notch that fits around the front-cover.	
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, sharp edge design in keyboard surface may damage panel during the test. We suggest to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface.
10	Assembly SOP examination for system front-cover with Hook design
 The diagram shows a cross-section of the system front-cover assembly with a hook design. It includes a light blue 'System rear-cover' and a light blue 'System front-cover' which enclose a green 'Backlight' and a light blue 'LCD'. A 'Hook' is shown on the front-cover, which fits into a slot in the rear-cover. 'Assembly Pressure' is indicated by green arrows pointing down on the front-cover and up on the rear-cover. Red circles with diagonal lines through them indicate that pressure should not be applied to the LCD or backlight area.	
Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.

11	Assembly SOP examination for system front-cover with Double tape design
	
Definition	To prevent panel crack during system front-cover assembly process with double tape design, When system applied adhesive between B-Cover and LCD module, please design a distance 1.00mm between B-Cover's adhesive and CF pol. Do NOT put adhesive on CF pol.
12	System front-cover assembly reference with Double tape design
	
Definition	To prevent system front-cover peeling at double tape contact area, A gap between B-Cover & CF-Pol. Is 0.1mm min.
13	System front-cover opening area reference with TFT-LCD module
	
Definition	To prevent panel the noise of B-cover & CF Pol. Distance from CF Pol. edge to front-cover edge more than 0.65mm.

14


Touch Application : TP and LCD Module Combination for White Line Prevention



Parameter consideration for White Line Issue :

1	TP VA to LCD AA distance
2	TP Assembly tolerance
3	TP Ink Printing tolerance
4	Sponge thickness and tolerance
5	Inspection/Viewing Angle specification
6	Polarizer edge to LCD AA distance and tolerance

Polarizer edge to LCD AA distance can be derived by "AA~Outline" – "CF Pol~Outline" with respect to INX 2D Outline Drawing on each side.



Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.




Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.

15	Color of system front-cover material
Definition	To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.

16	AA to front cover opening distance
	
Definition	To prevent CF polarizer edge leakage .We suggest front cover opening no more than 0.7mm larger than active area on all 4 sides.
17	Use OCR Lamination
	
Definition	OCR glue as possible beyond module, in order to avoid Line Pooling
18	Use OCA Lamination
	
Definition	OCA glue as possible plastered throughout the module, in order to avoid Line Pooling.

Appendix. LCD MODULE HANDLING MANUAL

Purpose	- This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. - This manual provides guide in unpacking and handling steps. - Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.
1.	Unpacking
  Open carton  Remove EPE Cushion   Open plastic bag  Cut Adhesive Tape  Remove EPE Cushion	
2.	Panel Lifting
 Remove PET Cover  Remove PE Foam  Handle with care (see next page)  Finger Slot Use slots at both sides for finger insertion. Handle panel upward with care.	

3. Do and Don't

Do :

- Handle with both hands.
- Handle panel at left and right edge.




Don't :

- Lifting with one hand.




- Handle at PCBA side.



Don't :

- Stack panels.




- Press panel.



Don't :

- Put foreign stuff onto panel




- Put foreign stuff under panel



Don't :

- Paste any material unto white reflector sheet



Don't :

- Pull / Push white reflector sheet



Don't :

- Hold at panel corner.




Don't :

- Twist panel.



Do :

- Hold panel at top edge while inserting connector.



Don't :

- Press white reflector sheet while inserting connector.



Do :

- Remove panel protector film starts from pull tape



Don't :

- Remove panel protector film From film another side.



www

Don't :

- Touch or Press PCBA Area.



www.panelook.com